A high-performance poly-Si TFTs is reported without additional hydrogenation or advanced phase crystallization techniques. Excellent electrical characteristics are attributed to the promising high-κ NiTiO 3 by sol-gel spin-coating and the trap passivation by fluorine implantation. Meanwhile, the hot-carrier reliability is greatly improved by the robust Si-F bonds.
Device Fabrication and Experimental Procedures
The schematic of the poly-Si TFT with TaN metal gate and NiTiO 3 gate dielectric is shown in Fig. 1 . First, 50-nm amorphous silicon (a-Si) was deposited on 550-nm SiO 2 by low-pressure chemical vapor deposition (LPCVD) at 550°C, followed by the fluorine implantation with projected ion range at the middle of a-Si film and dosage of 5 × 10 13 cm -2 . The a-Si layer was subjected to recrystallization at 600°C for 24 h in N 2 ambient, and the photolithography patterning of the active region. The N + source and drain were done by phosphorus implantation and activation at 600°C for 12 h. Next, NiTiO 3 film was spin-coated on a 3-nm SiO 2 layer using a NiTiO 3 sol-gel solution and then baked at 200°C for 10 min to remove the solvent. respectively. Finally, aluminum pads were defined. The poly-Si TFT with NiTiO 3 gate dielectric but without fluorine implantation was also fabricated using the same process flow for comparison.
Results and Discussion
2 is achieved for the NiTiO 3 film from capacitance-voltage (C-V) measurement, corresponding to the equivalent-oxide thickness (EOT) of 8.4 nm and the effective dielectric constant value of 23.2. Figure 3 shows the transfer characteristics of the poly-Si TFTs with and without fluorine implantation at V DS = 0.1 V and 1 V, respectively. The electrical characteristics of the fluorine-implanted TFT were significantly improved compared to the one without. The threshold voltage (V TH ) and the subthreshold swing were decreased from 1.49 to 1.09 V and from 262 to 207 mV/dec., respectively. In addition, the field-effect mobility was increased from 47.5 to 56.7 cm 2 /V-s. The output characteristics of the TFTs with and without the fluorine implantation are shown in Fig. 4 . The driving current of the fluorine-implanted TFT had about 60 % improvement at V GS -V TH = 4 V, compared to that without fluorine implantation. The improvements of the electrical performance could be attributed to the passivation of interface states at the gate dielectric/poly-Si interface and trap states in the poly-Si film by the incorporation of fluorine [5] .
In order to verify the effect of fluorine passivation, the effective trap-state density (N trap ) at grain boundaries was calculated from the grain-boundary trapping model proposed by Levinson et al. [6] . Figure 5 Additionally, hot-carrier stress was carried out by V DS = V GS = 4V to investigate the instability of TFTs. The V TH shift due to the broken Si-Si and Si-H bonds at the gate dielectric/ poly-Si interface during hot-carrier stress is shown in Fig. 6 . The TFT with fluorine implantation has better immunity against the hot-carrier stress owing to stronger Si-F bond compared with weaker Si-H and Si-Si bonds in the poly-Si channel region. Finally, the key parameters were summarized in Table I . Conclusion High-performance poly-Si TFTs with high-κ NiTiO 3 gate dielectric by sol-gel spin-coating and fluorine implantation have been demonstrated. The superior dielectric properties of high-κ NiTiO 3 lead to high gate capacitance density. Both the DC electrical characteristics and hot-carrier reliability are significantly improved by the fluorine implantation and NiTiO 3 gate dielectric, suggesting its promise for high-speed and low-power display driving circuits. 
